Abstract-A stochastic model for interconnections in integrated circuits composed of unequal size logic blocks separated by routing channels is described. An algorithm, based on the model, is given for estimating channel widths and chip area. The effectiveness of the algorithm is tested through an example. Applications of the model to placement and routing of integrated circuits are discussed.
I. INTRODUCTION W E CONSIDERED in [l] the problem of estimating interconnections area for master slice integrated circuits. We obtained estimates for routing channels width in terms of the number of logic blocks, the average number of interconnections emanating form the logic blocks, and the average interconnection length. The goal of this paper will be to extend the work in [l] to integrated circuits composed of arbitrary size logic blocks with routing channels running in the space separating the blocks as depicted in Fig. 1 .
We begin in Sectiori II by describing a statistical interconnections model for integrated circuits of the type shown in Fig. 1 . This model is essentially a generalized version of the model in [l] .
In Section III, an algorithm is provided for estimating routing channel widths. This is done in two steps. First, the number of interconnections entering each channel from other neighboring channels is estimated. Then a simple diffusion model for interconnection generation and death is used to estimate the congestion in every channel. An example is given in Section IV. In Section V, we discuss some applications of our statistical models to the layout of large complex integrated circuits.
II. DESCRIPTIONOFTHE MODEL
We assume .given is a placement of a finite number of unequal size nonoverlapping polygons, as shown in Fig. 1 . The placement allows only for horizontal and vertical orientations of the sides of the polygons. The space between two sides of any two adjacent polygons is referred to as a routing chmnel. We denote by a channel graph, the Manuscript received August 18, 1980; revised March 16, 1981 undirected connected graph with edges representing the center lines of the routing channels. The nodes of the channel graph are the intersection points of the different channels center lines. The channel graph of the placement in Fig. 1 is given in Fig. 2 .
Let the nodes of the channel graph be denoted by 1,2; * *, N and denote an edge connecting nodes i and j by (i, j). The lengths of the routing channels are assigned to corresponding edges in the channel graph. Thus every edge (i, j) is assigned a positive number lij denoting the length of channel (i, j). Interconnection Generation: We assume that interconnections are randomly generated along the edges of the channel graph according to a Poisson process with parameter X interconnections per unit channel length. The number of interconnections generated along channel (i, j) is, therefore, Poisson with parameter Xlij.
Interconnection Path Description: Interconnections move along minimum distance paths only. For example, in Fig. 3 an interconnection originating at channel (0,l) and moving to channel (14, 17) can only choose the shown minimum length trajectory along the channel graph.
Starting from any channel (I, k) the permissible shortest distance paths along the channel graph can be labeled (this will be made more precise in the next section). An interconnection originating at channel (I, k) and arriving at node i, chooses with equal probability (except for "dead ends" as defined in Section III) among the feasible directions which are determined by the labeling procedure.
Interconnection Length Distribution: Each interconnection is assumed to have a random length drawn according to an exponential distribution with parameter (Y. The average interconnection length is equal to l/cu in units of channel length.
Remark: The interconnections model described is a generalization of the model in [l] . If the logic block are of equal size, then the parameter A in [l] could be easily related to A in this paper. Also the average interconnection length E in [l] , which was measured in terms of the number of steps on a lattice,, could be related to the average interconnection length l/a. However, as will be explained in Section V, the motivating application of the model in this paper is different from that in [l] , and the asymptotic types of results discussed in [l] are not of interest here.
In order to use the described model to estimate channel widths, we now define the following random variables: 1) Xl?;) = number of interconnections generated in channel (i, j) and entering channel (1, k) at node 1. The random variable X$$) has a Poisson distribution with mean that depends on A, (Y and the topology of the channel graph. XC!. k) For any two channels (i, j)#(i', j'), X{tA) and (I'. J ) are independent. Also, X{tJ5) and X[$f) are mdependent. In general, any two random variables .X:f,'i) and X,',':$') are independent if no interconnection ongmating at channel (i, j) can have a minimum distance trajectory that passes through both channels (I, k) (from I-+ k) and (1', k') (from I' + k).
2) 4, = 2 XC!, k)
all channels (i , j) other than (I, k) = total number of interconnections entering channel (I, k) at 1.
Each random variable X,, is the sum of independent Poisson distributed random variables. Thus X,, is Poisson with parameter equal to the sum of the means of these random variables.
3) Z,, = the number of interconnections generated in channel (1, k) and that leave the channel from node k. This excludes interconnections that are generated in (I, k) but end within the channel and the interconnections that leave the channel from node 1. The random variables Z,, are independent and Poisson distributed. Now suppose that the means for the random variables Xlk, Xk,, Z,k, and Z,, are given. How does one estimate the width of channel (I, k)?
A Diffusion Model for Routing Channels: Consider a channel (I, k) with length I,,, and define: 1) X,,(t), OG t< I,, to be the number of interconnections at t that have entered the channel at 1. Thus X,,(O)=X,, (the left or lower node of any channel is considered at t=O). For any O<t<I,, the random variable X,&J is Poisson distributed with parameter = X,, * e --(I', where X,, is the mean of X,,. Similarly, define X,,(t), OG t <I,, to be the number of interconnections at t that have entered the channel at node k. The random variable Xk,(t) is Poisson distributed with parameter = &,. e -a('lk --I), where Fkl = EX,,. Also, X,,( I,,)= X,,.
2) Let Z,,Jt), OG t<I,, be the number of interconnections at t that have originated in the interval (0, t) and that move towards k. Assume that interconnections originate uniformly over (0, t) and that any interconnection originating at r & (0, t) chooses to move toward k with probability plk. Since the interconnection length is exponentially distributed, the probability that an interconnection starting at F&t), Xk,(t), z&t), and Tk,(t) are sketched in Fig. 4 , as a function of t. The width of the channel at t can now be defined as
k&(t) is the sum of independent Poisson random variables. Thus W,,(t) is Poisson with mean
The average width of channel (I, k) denoted as Fk can be easily obtained by finding the maximum of (5) in t.
III. ANALGORITHMFORESTIMATING CHANNEL WIDTHS
We now provide a simple algorithm for estimating Wlk. This algorithm consists of the following two main steps: 1) Use Algorithm 1 below to compute x,, and Fkr, for all channels (1, k).
2) Evaluate w,k = ,ppw)~ for all channels (I, k). (6) Step 2 involves simple computation based on (5) and (6). Thus no further details are presented for this step. Algorithm 1: A) For each channel (i, j) 1) Find the shortest paths to (I, k), for all channels (I, k)#(i, j). This is done by labeling the channel graph using a shortest path algorithm, such as Algorithm B in [2] . Instead of labeling the nodes, however, the edges are labeled. The label wrk attached to edge (I, k) is the shortest distance from (i, j) to node I or k whichever is farthest from (i, j). A path p={pi, p2;..,p,,,} is a shortest distance path from node p, to p,,, if W P,P,+1 =w PI-IP, +*P,P,+l' V 2GiGm-1.
2) Using Algorithm 1.1, obtain, for all channels (I, k)# ti, j) x{!,i",) and z)k;f) 1, 1, where
Step B above is actually accomplished in where n, is the number of edges connected to node i excluding (i, j), and nj = number of edges conne_cted to j excluding (i, j). Insert {k,(k, p)} at bottom of Q 18) Delete {s,(Z, k)} from top of Q 19) End. Remark: In steps 7-17 s was taken to be the lower or left node I of channel (I, k). Similar computations are done for s=k.
The above algorithm contains the most important steps necessary to compute Wlk. We, therefore, give some numerical examples to help explain how it is used to compute Fltj",) and F{/;f).
We consider (i, j)=(O, 1). The channel graph is first labeled using the shortest path algorithm (see Fig. 5 ). The needed channel lengths are given in Table I We now consider computations for the intermediate channel (0,7) (i.e., Step 7 of Algorithm 1.2). Using the diffusion model presented in Section II, the expected number of interconnections leaving node 7 is given by qy,'( I,, ) = q';,)e -a'07 =0.35. Each interconnection, leaving node 7, chooses one of the two available channels (7,6) and (7,s) with probability l/2. Therefore, F&y=qgf1'=0.175.
Channels (5,6) and (6,lO) are examples of what we call dead end channels. This can be seen for channel (6,lO) by investigating the labels of channels (6, lo), (9,lO) and (10,ll). Note that w, ,o#w, ,,,+I, i. and w,,, ,, #w, ,,, + 1 ,0 , ,. Similarly for channel (5,6), ws ,0 #w, 5 + f6 ,,, and w7 6 # ws 5 + I, 6 (refer to Step 8.b of Algorithm 1.2).
Since channel (5,6) is a dead end, we assume that an interconnection leaving node 5 will enter channel (5,6) with a small probability l/c. IV. AN EXAMPLE We now apply our algorithm to estimate channel widths for the chip in Fig. 1 First we test our Poisson assumption of interconnections generation, and the exponential assumption for interconnections length.
The parameter X is estimated by simply dividing the number of pins P by twice the total length of the channels. Thus A=P/ 2 z Iii .
( 1 (i.i)
Remark: It has been pointed out by one of the referees that (7) may not be a good estimate for A when a sizable fraction of the interconnections connect more than two pins. He suggested the following generalization:
where N = number of interconnections.
The measured (solid curve) and the model predicted (broken curve) distributions for the number of interconnections generated in 0.224 mm of channel length are shown in Fig. 6 . The model predicted curve is obtained by plotting tO.224G e -o.224x k! while the measured curve is obtained by dividing the channels into subintervals of length 0.224 mm and counting the number of pins in each subinterval. The measured mean of this sample is 1.188, and the measured variance is 1.341 which is within the 95-percent confidence interval of the hypothesized variance.
Model predicted (broken curve) and measured (solid curve) cumulative interconnection length distributions are given in Fig. 7 . The model predicted curve is a plot of 1 -epa', whereas the measured curve is derived from a histogram obtained by measuring the lengths of all wires. The parameter (Y is determined by computing the reciprocal of the sample average of all wire lengths.
In Sections II and III, we have assumed that interconnection generation rate A is uniform over the channel graph. To obtain better channel width estimates (at the expense of increased storage requirement) we also consider the case when each channel (i, j) is assigned an individual interconnection generation rate Xii = half number of pins in (i, j). Thus for every channel (i, i), h in (2) and (3) is replaced by hij. Table I gives the actual and estimated channel widths (units used are number of tracks) for both the individual and the average generation rate case. The last two columns show the absolute deviation of the estimated from the actual widths in units of standard deviations. Table II compares the estimated and the actual dimensions of the bounding rectangle (the smallest length and height rectangle that can enclose the logic blocks and their interconnections).
V. APPLICATIONSTOZAYOUT We have described in this paper and in [l] statistical models for interconnections in large integrated circuits. We have demonstrated that using two parameters; namely average intercbnnection length and average wire generation, as well as certain simple rules for interconnection trajectories, it is possible to obtain satisfactory and quick estimates of chip area and routing channel widths. We now discuss some applications of these results to the layout of complex integrated circuits.
The application of the model in [l] to master slice layout is well known [4] . A good prediction of the maximum width of routing channels is used to determine the dimensions of a "universal" two-dimensional N X N array of logic blocks. This array could then be routed in different ways to construct different computing machines. One advantage of this design methodology is the direct applicability of many placement and routing algorithms that have been developed for printed circuit boards. However, two serious problems are frequently encountered. The first is the failure to complete the routing due to unavoidable routing congestions. This could turn the layout process into a "computational nightmare." The second problem is that of ineff; cient utilization of chip asea which is caused by the rigid master slice layout.
One way to overcome the master slice layout problems is by tailoring (customizing) the layout to the specific design. First, decompose the design into reasonable size logic blocks. Find compact layouts for them. Then tightly place and interconnect the blocks to yield the final layout. The statistical model described in this paper can be used to assist this layout process as follows:
(i) Chip Planning: Given the relative positions of the logic blocks, in an early stage of the chip design, one could use the statistical models to predict the chip area.
(ii) Comparison of Placements: Given several feasible placements of the logic blocks, the statistical models could be used to determine which placement (or placements) yields the smallest overall area.
(iii) Routing: Given a placement of the logic blocks how should the routing be done? One obvious routing strategy would be to assign arbitrarily large widths to the routing channels. But then we may either waste too much area, or run into routing difficulties, or both. An alternative routing methodology would be to constantly change the placement each time an interconnection or a group of interconnections is routed. This is likely (but not guaranteed) to produce a good compacted layout, but at the expense of excessive computations. A third routing strategy which was given in [3] is to first estimate the widths of the channels, do partial routing, then modify the placement and so on until routing is completed satisfactorily. Unfortunately, the proposed methods in [3] for estimating channel widths (in addition to the attempt to minimize total chip area) require too much computing time.
One way of improving the computational efficiency of the routing algorithm described in [3] would be to use the statistical estimates of channel widths, at least as an initial step. Other improvements are also possible, but will not be discussed here.
A Remark on Estimating h and (Y: For the above applications it is assumed that the model parameters X and (Y are known. These parameters can be estimated as follows: The number of interconnections generated per unit channel length X is simply estimated by dividing the total number of pins by twice the sum of the lengths of the channels (as in Section IV). The average interconnection length l/a could be estimated by routing a randomly chosen sample of interconnections and finding the sample average of their lengths.
